

Reducing The Effects Of The Mounting Substrate On The Performance Of GaAs MMIC Flip Chips

Rick Sturdivant

TRW, Automotive Electronics Group, Redondo Beach, CA

Abstract

Flip chip technology has been used in electronic equipment for 25 years or more. This is due to the benefits offered by flip chips such as improved interconnect performance, high reliability, and low cost. Increased packaging demands in wireless communications, and military electronics have lead to the use of flip chips for r.f. and microwave components. For instance, GaAs MMIC flip chips at 15 GHz have been developed. There are a few key technology issues which allow the use of flip chip at microwave frequencies. The most important being the use of coplanar transmission lines. The impact of flipping a MMIC chip are examined using finite element simulations and test data is presented for a flipped microwave GaAs MMIC.

1.0 Introduction

Increased packaging demands in both commercial and military electronics have caused significant technology advances in microwave modules. One such advance is the use of flip chip technology for GaAs MMICs (1,2). Although flip chip technology has been used for 25 years or more, until 1987, it had not been applied to MMIC chips (3). The advantages of improved interconnect performance, high reliability, and low cost provided the motivation for applying flip chip to MMICs.

Figure 1 is a simplified cross-sectional view of a GaAs flip chip. As can be seen, CPW is used as the transmission line. The purpose of CPW is to eliminate the need for vias to the backside of the chip, confine the




Figure 1. A simplified view of a GaAs flip chip on a mounting substrate

fields within the gaps thereby reducing the interactions with the mounting substrate, and allow for the use of full thickness (635 μm) wafers. Unlike microstrip, CPW is capable of very narrow (or wide) transmission lines relatively independent of the thickness of the wafer. Full thickness wafers are high yield in wafer processing and board integration.

In order to use CPW with full thickness wafers, the effects of the mounting substrate need to be quantified. This is due to the fact that the performance of the MMIC can change significantly when it is flipped. That is, the flipped versus unflipped performance can be very different if the fields within the transmission line on the MMIC interact with the mounting substrate. For testability and design reasons, this is undesirable. The unwanted interactions can be minimized by making a few key design choices. The three most significant parameters effecting the interaction are the MMIC transmission line type, the spacing between the flip chip and mounting substrate, and the transition into the chip.

The effects of flipping a GaAs MMIC will be examined. Specifically, this paper will examine transmission line performance, chip to board spacing, and the chip to board transition. The analysis will culminate with test data for a GaAs MMIC LNA comparing flipped versus unflipped performance.

2.0 MMIC Transmission Line Choice

Since the choice of the type of transmission line to use in GaAs flip chips is critical, a comparison between two possible transmission lines will be used to illustrate the possible problems. If one were to use




Figure 2. Approximate field distribution for a microstrip flip chip.

microstrip, for instance, the fields around the transmission line would be similar to what is shown in Figure 2. If a full thickness wafer is used for manufacturability, the line width of the microstrip will be very large. Notice the possibility of significant fringing of the fields into the mounting substrate for the flipped versus unflipped case. The effect on the transmission line impedance is significant. The variational technique was used to simulate this effect. Figure 3 shows the percent change in line impedance for the flipped versus the unflipped case for various line widths. The difference is larger than 5%. This is unacceptable for most applications.




Figure 3. Percentage change in line impedance for a microstrip line on a flip chip (w =varies, $h_1=635\mu\text{m}$, air gap= $100\mu\text{m}$, $h_2=635\mu\text{m}$).

If, however, one were to choose CPW as the transmission line for the MMIC, the field configuration would be similar to what is shown in Figure 4. Note how the fields are well confined within the gaps on the CPW. This is due to the fact that for full thickness wafers, narrow line widths and gaps are possible for a desired line impedance.




Figure 4. Approximate field distribution for a flipped MMIC using CPW transmission line.

A series of simulations have been done to determine the effect of flipping GaAs MMIC chips which use CPW as the transmission line. The simulations assume full thickness wafers. The purpose of the simulations is to quantify the effect the mounting substrate has on the performance of the chip. The simulations were conducted using the finite element method (4).

The first set of simulations determine the interaction of the chip with the substrate as a function of the dielectric constant of the substrate. The concern is that as the substrate dielectric constant increases, the unwanted stray capacitance may also increase. Degraded performance could result. Since high dielectric constant ($\epsilon_r > 8$) substrates are desirable for some applications, this effect needed to be understood. Figure 5 demonstrates that these undesired effects do not occur at significant levels. As can be seen, the line




Figure 5. The line impedance and effective dielectric constant are not effected by the mounting substrate even for a dielectric constant up to 11 ($w=25.4\mu\text{m}$, $G=30.5\mu\text{m}$, $h_1=635\mu\text{m}$, air gap= $100\mu\text{m}$, $h_2=635\mu\text{m}$).

impedance and effective dielectric constant are unchanged as the mounting substrate dielectric constant is increased. This is due to the fact that the fields in CPW are confined in the gaps and in the GaAs substrate with little fringing into the mounting substrate.

In the next set of simulations the substrate dielectric constant is held constant at $\epsilon_r = 8.5$ while G is varied. Figure 6 shows the results. As can be seen, rather wide gaps can be used with little effect upon the line impedance when the chips are flipped. In fact, the gaps can be as large as $56\mu\text{m}$ with less than 0.3% change in the line impedance when the chips are flipped as compared to unflipped. This is very small compared to the microstrip case. The propagation constant was effected even less.




Figure 6. The effective dielectric constant and line impedance are unchanged when the CPW gap is varied ($w=14.2\mu\text{m}$, G =varies, $h_1=635\mu\text{m}$, $h_2=635\mu\text{m}$, air gap= $100\mu\text{m}$).

Next, the questions was asked if there is a frequency limit to the use of CPW for GaAs flip chips. Therefore, simulations were run to determine the change in the line impedance and effective dielectric constant for the flipped and unflipped case as a functions of frequency. Figure 7 demonstrates the results. As can be seen, the line impedance is nearly exactly the same for the flipped and unflipped case up to 50 GHz. In fact, the difference at 50 GHz is less than 0.53% for the line impedance and 0.035% for the propagation constant. This difference would be very difficult to measure.




Figure 7. The flipped versus unflipped line impedance of the MMIC agrees extremely well up to 50 GHz ($w=14.2\text{ }\mu\text{m}$, $G=15.42\text{ }\mu\text{m}$, $h_1=635\text{ }\mu\text{m}$, $h_2=635\text{ }\mu\text{m}$, air gap= $100\text{ }\mu\text{m}$).

3.0 Spacing Between The Chip And The Board

Next, the spacing between the chip and board was examined. As the spacing is reduced, more field fringes into the substrate which reduces the line impedance. Simulations were conducted to determine




Figure 8. The change in line impedance as a function of air gap determines the thickness of the air gap region. Percentage change as compared to air gap = $254\text{ }\mu\text{m}$ ($W=76.2\text{ }\mu\text{m}$, $G=50.8\text{ }\mu\text{m}$, $h_1=635\text{ }\mu\text{m}$, $h_2=635\text{ }\mu\text{m}$).

the optimum spacing between the substrate and the chip. Figure 8 illustrates the results. Base upon the simulations, a spacing of $102\text{ }\mu\text{m}$ was chosen.

4.0 Transition Into The MMIC

Full 3D simulations of the substrate to flip chip transition and interconnect were conducted. This problem has been examined (5) with similar results. Figure 9 shows the simulated structure. The bumps are standard $75\text{ }\mu\text{m}$ high hard bumps with $25\text{ }\mu\text{m}$ high of




Figure 9. The structure used in the 3D field simulation. The results show very little reflected energy from the transition into the flip chip.

solder. This represents the configuration using standard flip chip manufacturing processes. The critical parameter is the amount of energy reflected from the interconnect to the flip chip. This can be expressed in terms of return loss. The return loss is less than -18 dB at 10 GHz. This result means that existing flip chip bumping and assembly processes could be used, and that the interconnect performance is excellent.

5.0 Test Results

Design guidelines developed as a result of simulations have resulted in a large number of flip chip designs. LNAs, HPAs, drivers, and variable gain amplifiers all using flip chip technology have been developed over the last 7 years. Figure 10 shows a typical example of flipped and unflipped performance of an LNA. Excellent agreement is possible.




Figure 10. Flipped and unflipped performance of a LNA using CPW transmission line.

6.0 Conclusions

For manufacturability and design reasons, it is desirable to have good agreement between flipped and

unflipped performance of MMIC flip chips. It has been shown that by examining the chip transmission line, the gap between the chip and mounting substrate, and the transition into the chip, design rules can be developed which result in good MMIC test data. Finite element modeling has been presented along with test data for a flipped LNA.

Acknowledgments

The author would like to thank GM-Hughes Electronics, Radar Systems Division for funding this effort and Mr. Henry Byrd for his careful testing of the MMIC flip chips.

References

- (1) D.J. Warner, K.L. Pickering, D.J. Pedder, B.J. Buck, and S.J. Pike, "Flip chip bonded GaAs MMICs compatible with foundary manufacture," IEE Proc. Pt. H., vol. 138, Feb. 1991, pp. 74-78.
- (2) L. Felton, "High yield GaAs flip-chip MMICs lead to low cost T/R modules," IEEE MTT-S Digest, May 1994, pp. 1707-1710.
- (3) Flip chip technology development at GM-Hughes Electronic, Radar Systems Division, 2000 E. Imperial Highway, El Segundo, CA.
- (4) High Frequency Structure Simulator, Hewlett-Packard.
- (5) H. Jin, R. Vahldieck, H. Minkus, and J. Huang, "Rigorous field theory analysis of flip chip interconnects in MMICs using the FDTLM method," IEEE MTT-S Digest, May 1994, pp. 1711-1714.